projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: bd1ea6e) | patch
[VP][RISCV] Add vp.copysign and RISC-V support.
authorYeting Kuo <yeting.kuo@sifive.com>
Fri, 30 Sep 2022 02:28:40 +0000 (10:28 +0800)
committerYeting Kuo <yeting.kuo@sifive.com>
Sat, 1 Oct 2022 02:19:10 +0000 (10:19 +0800)
commitcefb7aab61e71b7ea7a298e5edff0abdf117bd9a
treee7c12f983ec0727a6ad5fe67373bc2be60283d62tree | snapshot
parentbd1ea6e110a33be89f14a9cd5b92cc048349993bcommit | diff
[VP][RISCV] Add vp.copysign and RISC-V support.

Reviewed By: craig.topper

Differential Revision: https://reviews.llvm.org/D134935
llvm/docs/LangRef.rst diff | blob | history
llvm/include/llvm/IR/Intrinsics.td diff | blob | history
llvm/include/llvm/IR/VPIntrinsics.def diff | blob | history
llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp diff | blob | history
llvm/lib/Target/RISCV/RISCVISelLowering.cpp diff | blob | history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-vcopysign-vp.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/rvv/vcopysign-vp.ll [new file with mode: 0644] blob
llvm/unittests/IR/VPIntrinsicTest.cpp diff | blob | history
Domain: System / Toolchain;