projects / platform / kernel / linux-exynos.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0977f27) | patch
i2c: designware-pci: add 10-bit addressing mode functionality for BYT I2C
authorChew, Chiau Ee <chiau.ee.chew@intel.com>
Fri, 7 Mar 2014 14:12:50 +0000 (22:12 +0800)
committerWolfram Sang <wsa@the-dreams.de>
Mon, 10 Mar 2014 15:17:47 +0000 (16:17 +0100)
commitceccd298f6fd537457576017d604fc5aa6d3c82a
treeba525fb7f0c9b5fdef04fa9dc79823afa0fc49a9tree | snapshot
parent0977f27338777fab04e20f769b869bc7726ab0accommit | diff
i2c: designware-pci: add 10-bit addressing mode functionality for BYT I2C

All the I2C controllers on Intel BayTrail LPSS subsystem able
to support 10-bit addressing mode functionality.

Signed-off-by: Chew, Chiau Ee <chiau.ee.chew@intel.com>
Signed-off-by: Ong, Boon Leong <boon.leong.ong@intel.com>
Signed-off-by: Wolfram Sang <wsa@the-dreams.de>
drivers/i2c/busses/i2c-designware-pcidrv.c diff | blob | history
Domain: System / Kernel;