sunxi: Set AHB1 clock to PLL6/3 on all clock_sun6i.h using SoCs
authorHans de Goede <hdegoede@redhat.com>
Fri, 20 Nov 2015 18:29:49 +0000 (19:29 +0100)
committerHans de Goede <hdegoede@redhat.com>
Thu, 10 Dec 2015 10:14:16 +0000 (11:14 +0100)
commitcbc1a91afb7fb0f096453e5574bc5c0719c6c9c4
tree9fb14aefe0f3eb502d335f4183b6eb65a71c17b0
parent789fa275b3750e60c60cb3d18eabc9467892c257
sunxi: Set AHB1 clock to PLL6/3 on all clock_sun6i.h using SoCs

According to the datasheets the max speed of AHB1 is 276 MHz, so
setting it to PLL6 / 3 which gives us 200MHz everywhere is fine,
and gives us a nice speed-up in certain workloads.

Suggested-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Hans de Goede <hdegoede@redhat.com>
Acked-by: Ian Campbell <ijc@hellion.org.uk>
Tested-by: Chen-Yu Tsai <wens@csie.org>
arch/arm/include/asm/arch-sunxi/clock_sun6i.h