projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: eff98a7) | patch
perf/mem: Rename PERF_MEM_LVLNUM_EXTN_MEM to PERF_MEM_LVLNUM_CXL
authorRavi Bangoria <ravi.bangoria@amd.com>
Sat, 1 Oct 2022 06:07:05 +0000 (11:37 +0530)
committerPeter Zijlstra <peterz@infradead.org>
Thu, 27 Oct 2022 08:27:32 +0000 (10:27 +0200)
commitcb6c18b5a41622c7a439508f7421f8766a91cb87
tree5358966e864a2d7e66aac38df9cb1b5319f6e791tree | snapshot
parenteff98a7421b3ee73d62268115ffa5bfc0ba94544commit | diff
perf/mem: Rename PERF_MEM_LVLNUM_EXTN_MEM to PERF_MEM_LVLNUM_CXL

PERF_MEM_LVLNUM_EXTN_MEM was introduced to cover CXL devices but it's
bit ambiguous name and also not generic enough to cover cxl.cache and
cxl.io devices. Rename it to PERF_MEM_LVLNUM_CXL to be more specific.

Signed-off-by: Ravi Bangoria <ravi.bangoria@amd.com>
Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
Link: https://lkml.kernel.org/r/f6268268-b4e9-9ed6-0453-65792644d953@amd.com
arch/x86/events/amd/ibs.c diff | blob | history
include/uapi/linux/perf_event.h diff | blob | history
Domain: System / Kernel;