projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4a4d7a7) | patch
[PowerPC] more opportunity for converting reg+reg to reg+imm
authorChen Zheng <czhengsz@cn.ibm.com>
Wed, 30 Jan 2019 01:57:01 +0000 (01:57 +0000)
committerChen Zheng <czhengsz@cn.ibm.com>
Wed, 30 Jan 2019 01:57:01 +0000 (01:57 +0000)
commitca26039cc705596f54020e115aea699073365682
treeb1d1978bce80d779b88a5b33d073d686230f4347tree | snapshot
parent4a4d7a7be8c0353356eda708ee8514c1cf405505commit | diff
[PowerPC] more opportunity for converting reg+reg to reg+imm
Differential Revision: https://reviews.llvm.org/D57314

llvm-svn: 352583
llvm/lib/Target/PowerPC/PPCInstrInfo.cpp diff | blob | history
llvm/test/CodeGen/PowerPC/convert-rr-to-ri-instr-add.mir [new file with mode: 0644] blob
Domain: System / Toolchain;