projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3b95b81) | patch
[AArch64][SME2/SVE2p1] Add predicate-as-counter intrinsics for while*
authorSander de Smalen <sander.desmalen@arm.com>
Fri, 12 May 2023 08:22:21 +0000 (08:22 +0000)
committerSander de Smalen <sander.desmalen@arm.com>
Fri, 12 May 2023 08:43:13 +0000 (08:43 +0000)
commitc89266448666262a3fc3b2f620d65078b4edd0ba
treed9c250b68dde65dd96f1ea2b11d57e67c5d414cctree | snapshot
parent3b95b818135f85376082621149e59c297f640c14commit | diff
[AArch64][SME2/SVE2p1] Add predicate-as-counter intrinsics for while*

These intrinsics are used to implement the while intrinsics that result
in a predicate-as-counter value, e.g.

  __attribute__((arm_streaming))
  svcount_t svwhilelt_c8(int64_t rn, int64_t rm, uint64_t vl)

As described in https://github.com/ARM-software/acle/pull/217

Reviewed By: hassnaa-arm

Differential Revision: https://reviews.llvm.org/D150265
llvm/include/llvm/IR/IntrinsicsAArch64.td diff | blob | history
llvm/lib/Target/AArch64/SVEInstrFormats.td diff | blob | history
llvm/test/CodeGen/AArch64/sve2p1-intrinsics-while-pn.ll [new file with mode: 0644] blob
Domain: System / Toolchain;