projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6e861d8) | patch
[DAG] Use ISD::isBitwiseLogicOp in AND/OR/XOR checks. NFCI.
authorSimon Pilgrim <llvm-dev@redking.me.uk>
Mon, 13 Mar 2023 13:38:55 +0000 (13:38 +0000)
committerSimon Pilgrim <llvm-dev@redking.me.uk>
Mon, 13 Mar 2023 13:39:02 +0000 (13:39 +0000)
commitc7d844ea0fae1e135028755de071a8c63ab6431a
tree9b7331b5e8c9091ca4b0888e7b03318b765548aatree | snapshot
parent6e861d818ae428dd8d2915ce37206a60533cd2d4commit | diff
[DAG] Use ISD::isBitwiseLogicOp in AND/OR/XOR checks. NFCI.

There's additional cases we can cleanup (mainly in target code), but this tries to cleanup generic code and PPC which had an equivalent helper.
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp diff | blob | history
llvm/lib/CodeGen/SelectionDAG/FastISel.cpp diff | blob | history
llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp diff | blob | history
Domain: System / Toolchain;