projects / platform / core / graphics / tizenvg.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: bc19096) | patch
sw_engine shape/image: substituting logical 'and' with 'or'
authorMira Grudzinska <m.grudzinska@samsung.com>
Sun, 7 Mar 2021 11:01:32 +0000 (12:01 +0100)
committerHermet Park <chuneon.park@samsung.com>
Thu, 11 Mar 2021 10:03:00 +0000 (19:03 +0900)
commitc7736aaecb1854232f75fb0714c9097c0471ccc8
tree1ba0f61b40aee664ffe646540a2676d301b9cd0atree | snapshot
parentbc19096c61aab13906ee0af0a20b41293e1ed3bacommit | diff
sw_engine shape/image: substituting logical 'and' with 'or'

In the case when the height or width of the bounding box is 0
it is not necessary to calculate Rle.

Change-Id: Ib5351cf43d68530b83efd71d4c2dd71caf67c904
src/lib/sw_engine/tvgSwImage.cpp diff | blob | history
src/lib/sw_engine/tvgSwShape.cpp diff | blob | history
Domain: Graphics System / Rendering Engine;