projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: fe33551) | patch
ARMFrameLowering: Only set ExtraCSSpill for actually unused registers.
authorMatthias Braun <matze@braunis.de>
Fri, 28 Jul 2017 01:36:32 +0000 (01:36 +0000)
committerMatthias Braun <matze@braunis.de>
Fri, 28 Jul 2017 01:36:32 +0000 (01:36 +0000)
commitc618a466f14248f33b8e125abc7c901c1142bda6
tree7841d897d2afe983190b8b0339dd1273d11235b6tree | snapshot
parentfe33551051450b9729a1876370bd082893cfb297commit | diff
ARMFrameLowering: Only set ExtraCSSpill for actually unused registers.

The code assumed that unclobbered/unspilled callee saved registers are
unused in the function. This is not true for callee saved registers that are
also used to pass parameters such as swiftself.

rdar://33401922

llvm-svn: 309350
llvm/lib/Target/ARM/ARMFrameLowering.cpp diff | blob | history
llvm/test/CodeGen/ARM/pei-swiftself.mir [new file with mode: 0644] blob
Domain: System / Toolchain;