projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c6d7991) | patch
[DAG] Don't permit EXTLOAD when combining FSHL/FSHR consecutive loads (PR45265)
authorSimon Pilgrim <llvm-dev@redking.me.uk>
Sat, 21 Mar 2020 10:33:53 +0000 (10:33 +0000)
committerSimon Pilgrim <llvm-dev@redking.me.uk>
Sat, 21 Mar 2020 10:52:41 +0000 (10:52 +0000)
commitc5fd9e3888d5e8f849a872949b5891f6ea2eba56
tree2a9933b42c5c28d6473962ef8716588c63e2095ftree | snapshot
parentc6d799156a0a351370dd428bd0fff83d467cec47commit | diff
[DAG] Don't permit EXTLOAD when combining FSHL/FSHR consecutive loads (PR45265)

Technically we can permit EXTLOAD of the LHS operand but only if all the extended bits are shifted out. Until we test coverage for that case, I'm just disabling this to fix PR45265.
llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp diff | blob | history
llvm/test/CodeGen/X86/funnel-shift.ll diff | blob | history
Domain: System / Toolchain;