projects / platform / upstream / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: beee5c3) | patch
r300: bump the RC_MAX_INDEX_BITS
authorPavel Ondračka <pavel.ondracka@gmail.com>
Fri, 14 Jul 2023 10:22:15 +0000 (12:22 +0200)
committerMarge Bot <emma+marge@anholt.net>
Thu, 20 Jul 2023 06:22:03 +0000 (06:22 +0000)
commitc577655f8c4742cfcbef2a9761028fda71a1fe63
treed7d42cc010013d5e143724f798581e7488e3a3ectree | snapshot
parentbeee5c3658ff17f37ffb0c0ec3e84e2c52e49536commit | diff
r300: bump the RC_MAX_INDEX_BITS

We skip ntt regalloc for vertex shaders and we have 1024 instruction
limit for R500 vs, so in theory we could run some shaders with more that
1024 ssa registers (if we can optimize the number of instruction in the
backend). So add one more bit.

Reviewed-by: Filip Gawin <filip.gawin@collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/24154>
src/gallium/drivers/r300/compiler/radeon_program_constants.h diff | blob | history
Domain: Graphics System / GL;