projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 630ea31) | patch
ARM: dts: meson8: add the DDR clock controller
authorMartin Blumenstingl <martin.blumenstingl@googlemail.com>
Sun, 8 Dec 2019 18:05:24 +0000 (19:05 +0100)
committerKevin Hilman <khilman@baylibre.com>
Wed, 11 Dec 2019 19:26:26 +0000 (11:26 -0800)
commitc4ac5c37a4a5c5ce94f70542d006568bd4b7d685
tree7c8a374fdae23bc50063b4243bed9b3ed6a07b12tree | snapshot
parent630ea3108adf0446b6b4194f3f42bc0bfe245d1dcommit | diff
ARM: dts: meson8: add the DDR clock controller

Add the DDR clock controller and pass it's DDR_CLKID_DDR_PLL to the main
(HHI) clock controller as "ddr_clk". The "ddr_clk" is used as one of the
inputs for the audio clock muxes.

Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Reported-by: kbuild test robot <lkp@intel.com>
Signed-off-by: Kevin Hilman <khilman@baylibre.com>
arch/arm/boot/dts/meson8.dtsi diff | blob | history
Domain: System / Kernel;