clk: Add SiFive FU540 PRCI clock driver
authorAnup Patel <Anup.Patel@wdc.com>
Mon, 25 Feb 2019 08:14:49 +0000 (08:14 +0000)
committerAndes <uboot@andestech.com>
Wed, 27 Feb 2019 01:12:33 +0000 (09:12 +0800)
commitc40b6df87fc0193a7184ada9f53aaf57cdec0cdf
tree138f8c0882a0d0dec188aa4ccf452d9cd82a72e2
parentfbcaa260e5cdaeb0cc153c823e034076ac6a6902
clk: Add SiFive FU540 PRCI clock driver

Add driver code for the SiFive FU540 PRCI IP block.  This IP block
handles reset and clock control for the SiFive FU540 device and
implements SoC-level clock tree controls and dividers.

Based on code written by Wesley Terpstra <wesley@sifive.com>
found in commit 999529edf517ed75b56659d456d221b2ee56bb60 of:
https://github.com/riscv/riscv-linux

Boot and PLL rate change were tested on a SiFive HiFive Unleashed
board.

Signed-off-by: Paul Walmsley <paul.walmsley@sifive.com>
Signed-off-by: Atish Patra <atish.patra@wdc.com>
Signed-off-by: Anup Patel <anup.patel@wdc.com>
Reviewed-by: Alexander Graf <agraf@suse.de>
drivers/clk/Kconfig
drivers/clk/Makefile
drivers/clk/sifive/Kconfig [new file with mode: 0644]
drivers/clk/sifive/Makefile [new file with mode: 0644]
drivers/clk/sifive/analogbits-wrpll-cln28hpc.h [new file with mode: 0644]
drivers/clk/sifive/fu540-prci.c [new file with mode: 0644]
drivers/clk/sifive/wrpll-cln28hpc.c [new file with mode: 0644]
include/dt-bindings/clk/sifive-fu540-prci.h [new file with mode: 0644]