projects / platform / kernel / linux-rpi.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 32897e6) | patch
clk: renesas: r9a07g044: Add GbEthernet clock/reset
authorBiju Das <biju.das.jz@bp.renesas.com>
Wed, 22 Sep 2021 15:51:45 +0000 (16:51 +0100)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Fri, 24 Sep 2021 13:11:05 +0000 (15:11 +0200)
commitc11d7f5126b7c5da41f8fb7f69fc86fece65b2b3
treed96123d909a0ae76a15cbef9f2c5bdf727b3899ftree | snapshot
parent32897e6fff196a5de4981030466ae391dfe56c7bcommit | diff
clk: renesas: r9a07g044: Add GbEthernet clock/reset

Add ETH{0,1} clock/reset entries to CPG driver.

Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/r/20210922155145.28156-5-biju.das.jz@bp.renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r9a07g044-cpg.c diff | blob | history
Domain: System / Kernel;