projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9a072c1) | patch
R600/SI: Implement areMemAccessesTriviallyDisjoint
authorMatt Arsenault <Matthew.Arsenault@amd.com>
Wed, 19 Nov 2014 00:01:31 +0000 (00:01 +0000)
committerMatt Arsenault <Matthew.Arsenault@amd.com>
Wed, 19 Nov 2014 00:01:31 +0000 (00:01 +0000)
commitc09cc3c5b003d53a7502c462b93473ee89dcaeb9
tree0c25b2a99599edf1f3bdbc84301aea26d940c81dtree | snapshot
parent9a072c19ae35ab827c489fc041dda207bcf8960acommit | diff
R600/SI: Implement areMemAccessesTriviallyDisjoint

This partially makes up for not having address spaces
used for alias analysis in some simple cases.

This is not yet enabled by default so shouldn't change anything yet.

llvm-svn: 222286
llvm/lib/Target/R600/SIInstrInfo.cpp diff | blob | history
llvm/lib/Target/R600/SIInstrInfo.h diff | blob | history
llvm/test/CodeGen/R600/si-triv-disjoint-mem-access.ll [new file with mode: 0644] blob
Domain: System / Toolchain;