[Hexagon] v67+ HVX register pairs should support either direction
authorBrian Cain <bcain@codeaurora.org>
Tue, 14 Aug 2018 21:17:46 +0000 (16:17 -0500)
committerBrian Cain <bcain@quicinc.com>
Fri, 14 Feb 2020 18:43:43 +0000 (12:43 -0600)
commitbf3b86bc2f1020fc1b3a69803e6c3df7ffe8694d
tree895746c49387b464e59df7e4f5fcc6325c51edc1
parent705306526b5ca7eed2fa28ebf832873cbb5085ec
[Hexagon] v67+ HVX register pairs should support either direction

Assembler now permits pairs like 'v0:1', which are encoded
differently from the odd-first pairs like 'v1:0'.

The compiler will require more work to leverage these new register
pairs.
16 files changed:
llvm/lib/Target/Hexagon/AsmParser/HexagonAsmParser.cpp
llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp
llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp
llvm/lib/Target/Hexagon/HexagonRegisterInfo.td
llvm/lib/Target/Hexagon/HexagonVectorPrint.cpp
llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp
llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.h
llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCCodeEmitter.cpp
llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp
llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.h
llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.cpp
llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCTargetDesc.h
llvm/test/CodeGen/Hexagon/swp-sigma.ll
llvm/test/CodeGen/Hexagon/vect-regpairs.ll [new file with mode: 0644]
llvm/test/MC/Hexagon/hvx-swapped-regpairs-alias-neg.s [new file with mode: 0644]
llvm/test/MC/Hexagon/hvx-swapped-regpairs.s [new file with mode: 0644]