ARM: dts: Update the parent for Audss clocks in Exynos5420
authorTushar Behera <tushar.b@samsung.com>
Mon, 7 Jul 2014 23:31:41 +0000 (08:31 +0900)
committerKukjin Kim <kgene.kim@samsung.com>
Mon, 7 Jul 2014 23:31:41 +0000 (08:31 +0900)
commitbe0b420ad6123e587738a67a9eff3ec213a57604
treecfd40f05975ad63412e3836d91e3193ac2f4b6fb
parentcd3de83f147601356395b57a8673e9c5ff1e59d1
ARM: dts: Update the parent for Audss clocks in Exynos5420

Currently CLK_FOUT_EPLL was set as one of the parents of AUDSS mux.
As per the user manual, it should be CLK_MAU_EPLL.

The problem surfaced when the bootloader in Peach-pit board set
the EPLL clock as the parent of AUDSS mux. While booting the kernel,
we used to get a system hang during late boot if CLK_MAU_EPLL was
disabled.

Signed-off-by: Tushar Behera <tushar.b@samsung.com>
Signed-off-by: Shaik Ameer Basha <shaik.ameer@samsung.com>
Reported-by: Kevin Hilman <khilman@linaro.org>
Tested-by: Javier Martinez Canillas <javier.martinez@collabora.co.uk>
Tested-by: Doug Anderson <dianders@chromium.org>
Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
arch/arm/boot/dts/exynos5420.dtsi