projects / platform / kernel / u-boot.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cb052d7) | patch
riscv: andes_plic.c: use modified IPI scheme
authorYu Chien Peter Lin <peterlin@andestech.com>
Fri, 14 Oct 2022 07:00:18 +0000 (15:00 +0800)
committerLeo Yu-Chi Liang <ycliang@andestech.com>
Thu, 20 Oct 2022 07:23:41 +0000 (15:23 +0800)
commitbdb238355c37ac175520577fd2355f01db29714b
tree344966a2edb09c50e5bc218014d0790104dbe242tree | snapshot
parentcb052d771200b15717eeb68f185cf7caa2dcfea0commit | diff
riscv: andes_plic.c: use modified IPI scheme

The IPI scheme in OpenSBI has been updated to support 8-core AE350
platform, the plicsw configuration needs to be modified accordingly.

Signed-off-by: Yu Chien Peter Lin <peterlin@andestech.com>
Reviewed-by: Rick Chen <rick@andestech.com>
arch/riscv/lib/andes_plic.c diff | blob | history
Domain: System / Kernel;