projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 645c5f2) | patch
[RISCV] Implement the vwcvt{u}.x.x.v/vncvt.x.x.w builtin.
authorHsiangkai Wang <kai.wang@sifive.com>
Tue, 20 Apr 2021 07:31:13 +0000 (15:31 +0800)
committerHsiangkai Wang <kai.wang@sifive.com>
Mon, 26 Apr 2021 07:38:31 +0000 (15:38 +0800)
commitbd32c2d64842c8d474bcce0e73dcd8918b3e0f2f
treec4a8923f4561567df92f846ac779fe0edbb0e178tree | snapshot
parent645c5f27a84d795fc658b49c702d77cc6145bfeccommit | diff
[RISCV] Implement the vwcvt{u}.x.x.v/vncvt.x.x.w builtin.

Differential Revision: https://reviews.llvm.org/D100824
clang/include/clang/Basic/riscv_vector.td diff | blob | history
clang/test/CodeGen/RISCV/rvv-intrinsics-overloaded/vncvt.c [new file with mode: 0644] blob
clang/test/CodeGen/RISCV/rvv-intrinsics-overloaded/vwcvt.c [new file with mode: 0644] blob
clang/test/CodeGen/RISCV/rvv-intrinsics/vncvt.c [new file with mode: 0644] blob
clang/test/CodeGen/RISCV/rvv-intrinsics/vwcvt.c [new file with mode: 0644] blob
Domain: System / Toolchain;