projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7c67882) | patch
sh_eth: rename TRSCER bits
authorSergey Shtylyov <s.shtylyov@omprussia.ru>
Fri, 12 Mar 2021 20:43:46 +0000 (23:43 +0300)
committerDavid S. Miller <davem@davemloft.net>
Sat, 13 Mar 2021 01:50:42 +0000 (17:50 -0800)
commitbc9d992ca4d240657dba8fe722ce327bd743b35f
treeb11c5bf60208514c554cb679e9b8ea94d72a36b3tree | snapshot
parent7c678829efa89e23a8556f5e4d9621c51995fb6ecommit | diff
sh_eth: rename TRSCER bits

In all the SoC manuals the TRSCER register bits match the corresponding
EESR registers's bits, but only on the R-Car gen2 SoC those are named
RINT<n> and TINT<n>.  Follow the suit and rename the *enum* tag/entries
from DESC_I_* to TRSCER_*.

Signed-off-by: Sergey Shtylyov <s.shtylyov@omprussia.ru>
Signed-off-by: David S. Miller <davem@davemloft.net>
drivers/net/ethernet/renesas/sh_eth.c diff | blob | history
drivers/net/ethernet/renesas/sh_eth.h diff | blob | history
Domain: System / Kernel;