projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7f018b4) | patch
[RISCV] Improve support for ADD_UW/SHXADD_UW in hasAllWUsers.
authorCraig Topper <craig.topper@sifive.com>
Wed, 9 Nov 2022 19:15:03 +0000 (11:15 -0800)
committerCraig Topper <craig.topper@sifive.com>
Wed, 9 Nov 2022 19:32:19 +0000 (11:32 -0800)
commitbc6df5737fda2ac5cea4beb11d95b95081fadcd4
treeac87a850918509197261259e9b40898dce01fad0tree | snapshot
parent7f018b45f937afcdff2acaa5cfa05825ddbeb1b7commit | diff
[RISCV] Improve support for ADD_UW/SHXADD_UW in hasAllWUsers.

The first use operand of these is implicitly zero extended. We
can consider that a W read. If the use is the other operand, we
need to look through the instruction.

Reviewed By: asb

Differential Revision: https://reviews.llvm.org/D137449
llvm/lib/Target/RISCV/RISCVSExtWRemoval.cpp diff | blob | history
Domain: System / Toolchain;