projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 95dcaef) | patch
[SPIRV] Add tests to improve test coverage
authorAndrey Tretyakov <andrey.tretyakov@mail.com>
Wed, 24 Aug 2022 14:42:33 +0000 (17:42 +0300)
committerAndrey Tretyakov <andrey.tretyakov@mail.com>
Sun, 28 Aug 2022 19:18:11 +0000 (22:18 +0300)
commitbb6a437306c4f20d069a84e4cc48e632cacb389f
tree6bf35e97db1951dd78ffb8a1ef33bc98ac72158ctree | snapshot
parent95dcaef00379e893dabc61cf598fe51c9d03414ecommit | diff
[SPIRV] Add tests to improve test coverage

Differential Revision: https://reviews.llvm.org/D132562
20 files changed:
llvm/test/CodeGen/SPIRV/CheckCapKernelWithoutKernel.ll [new file with mode: 0644] blob
llvm/test/CodeGen/SPIRV/capability-integers.ll [new file with mode: 0644] blob
llvm/test/CodeGen/SPIRV/capability-kernel.ll [new file with mode: 0644] blob
llvm/test/CodeGen/SPIRV/constant/local-float-point-constants.ll diff | blob | history
llvm/test/CodeGen/SPIRV/constant/local-integers-constants.ll diff | blob | history
llvm/test/CodeGen/SPIRV/empty-opencl32.ll [new file with mode: 0644] blob
llvm/test/CodeGen/SPIRV/empty-opencl64.ll [new file with mode: 0644] blob
llvm/test/CodeGen/SPIRV/empty.ll [new file with mode: 0644] blob
llvm/test/CodeGen/SPIRV/extensions/no_wrap.ll diff | blob | history
llvm/test/CodeGen/SPIRV/half_extension.ll [new file with mode: 0644] blob
llvm/test/CodeGen/SPIRV/half_no_extension.ll [new file with mode: 0644] blob
llvm/test/CodeGen/SPIRV/linkage-types.ll [new file with mode: 0644] blob
llvm/test/CodeGen/SPIRV/transcoding/NoSignedUnsignedWrap.ll [new file with mode: 0644] blob
llvm/test/CodeGen/SPIRV/transcoding/ReqdSubgroupSize.ll diff | blob | history
llvm/test/CodeGen/SPIRV/transcoding/fadd.ll diff | blob | history
llvm/test/CodeGen/SPIRV/transcoding/fdiv.ll [new file with mode: 0644] blob
llvm/test/CodeGen/SPIRV/transcoding/fmul.ll [new file with mode: 0644] blob
llvm/test/CodeGen/SPIRV/transcoding/frem.ll [new file with mode: 0644] blob
llvm/test/CodeGen/SPIRV/transcoding/fsub.ll [new file with mode: 0644] blob
llvm/test/CodeGen/SPIRV/transcoding/vec8.ll [new file with mode: 0644] blob
Domain: System / Toolchain;