projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: bf46e74) | patch
[LegalizeVectorTypes] Teach WidenVecRes_Convert to turn ANY_EXTEND into ANY_EXTEND_VE...
authorCraig Topper <craig.topper@intel.com>
Fri, 16 Nov 2018 07:13:34 +0000 (07:13 +0000)
committerCraig Topper <craig.topper@intel.com>
Fri, 16 Nov 2018 07:13:34 +0000 (07:13 +0000)
commitbac7d9735aae5ad6765f532ded197711f0cf876c
treec62e8b602c11d2899db89b465b45f93af67dab1etree | snapshot
parentbf46e7410c8a1d26c4a434261baaae28a904d657commit | diff
[LegalizeVectorTypes] Teach WidenVecRes_Convert to turn ANY_EXTEND into ANY_EXTEND_VECTOR_INREG when the input and output types need to be widened to the same width.

If we don't do it here, DAGCombine will just end up creating it from the scalar any_extend+build_vector so might as well save a step.

llvm-svn: 347034
llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp diff | blob | history
Domain: System / Toolchain;