projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 712e143) | patch
[RISCV] Move all isel cases for ISD::ConstantFP into RISCVDAGToDAGISel::Select.
authorCraig Topper <craig.topper@sifive.com>
Sun, 5 Feb 2023 01:31:37 +0000 (17:31 -0800)
committerCraig Topper <craig.topper@sifive.com>
Sun, 5 Feb 2023 01:31:39 +0000 (17:31 -0800)
commitb9a2893b55e6e44ca6f5cd8bcc39028716febbdb
tree08903d073d3dc824a0f128ab99ccc1c2f9fa2b87tree | snapshot
parent712e143883d694d3b5817dae714da2315eae8c89commit | diff
[RISCV] Move all isel cases for ISD::ConstantFP into RISCVDAGToDAGISel::Select.

After D142953, non-zero cases were handled in RISCVDAGToDAGISel::Select
and zeros were handled with isel patterns. The zeros cases are
sufficiently similar to zero that we might as well handle them all
together. We already needed to detect the cases to skip out to
tablegen.
llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp diff | blob | history
llvm/lib/Target/RISCV/RISCVInstrInfoD.td diff | blob | history
llvm/lib/Target/RISCV/RISCVInstrInfoF.td diff | blob | history
llvm/lib/Target/RISCV/RISCVInstrInfoZfh.td diff | blob | history
Domain: System / Toolchain;