projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ed4a87f) | patch
[X86] Pass the right VT to the getZeroExtendInReg introduced in r321398
authorCraig Topper <craig.topper@intel.com>
Sat, 23 Dec 2017 06:52:03 +0000 (06:52 +0000)
committerCraig Topper <craig.topper@intel.com>
Sat, 23 Dec 2017 06:52:03 +0000 (06:52 +0000)
commitb8e7ab823155c886ca78ead0b606161c5e441136
treeb96f3c519bad2a13662463200a8aa86ed3c79310tree | snapshot
parented4a87f6a8c5b4d9a3083ab5117a9ebe8a7cec44commit | diff
[X86] Pass the right VT to the getZeroExtendInReg introduced in r321398

Apparently we don't have tests for this which I didn't realize before. I'll try to fix that but wanted to fix the obvious bug.

llvm-svn: 321399
llvm/lib/Target/X86/X86ISelLowering.cpp diff | blob | history
Domain: System / Toolchain;