projects / platform / upstream / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7c5bf91) | patch
radv/amdgpu: Place secondary CS without IB2 in non-WC GTT.
authorTimur Kristóf <timur.kristof@gmail.com>
Mon, 10 Apr 2023 23:54:22 +0000 (01:54 +0200)
committerMarge Bot <emma+marge@anholt.net>
Tue, 11 Apr 2023 17:05:03 +0000 (17:05 +0000)
commitb51e858d680dc689eac2d8fcba19025df8052693
treec6a125c234dc6e9ec8e0bc5b6bf94fbe8ce6673btree | snapshot
parent7c5bf9135069a0849f22a191aed409905378f224commit | diff
radv/amdgpu: Place secondary CS without IB2 in non-WC GTT.

When using a secondary CS without IB2, we have to memcpy the
contents into the primary CS. Use these flags to improve perf
by preventing memcpy from VRAM.

Signed-off-by: Timur Kristóf <timur.kristof@gmail.com>
Reviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/22354>
src/amd/vulkan/winsys/amdgpu/radv_amdgpu_cs.c diff | blob | history
Domain: Graphics System / GL;