projects / platform / kernel / linux-exynos.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2570d40) | patch
clk: renesas: r8a7796: Add watchdog module clock
authorGeert Uytterhoeven <geert+renesas@glider.be>
Mon, 27 Jun 2016 14:51:14 +0000 (16:51 +0200)
committerGeert Uytterhoeven <geert+renesas@glider.be>
Tue, 9 Aug 2016 07:53:47 +0000 (09:53 +0200)
commitb51d5275016c6edbf4656eaee30d836fef127016
treecf8c1fb3ef2b4ad4e8e944b5b582b1c31cb135f7tree | snapshot
parent2570d4005d475818711c96e83fb84d5048ab8e1bcommit | diff
clk: renesas: r8a7796: Add watchdog module clock

Add the module clock for the Watchdog Timer (WDT) controller on the
Renesas R-Car M3-W (r8a7796) SoC.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
drivers/clk/renesas/r8a7796-cpg-mssr.c diff | blob | history
Domain: System / Kernel;