projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: bf531f2) | patch
[X86][1/2] SUPPORT RAO-INT
authorPhoebe Wang <phoebe.wang@intel.com>
Thu, 27 Oct 2022 09:08:49 +0000 (17:08 +0800)
committerPhoebe Wang <phoebe.wang@intel.com>
Thu, 27 Oct 2022 09:20:07 +0000 (17:20 +0800)
commitb51b90d6e25c3a3129608e2d764cae8818b7ad15
treeaf96038ad0f6581dac4391645e004b0d2995dd26tree | snapshot
parentbf531f28f51a32e8f130ca1e6ce8d689315341d8commit | diff
[X86][1/2] SUPPORT RAO-INT

For more details about these instructions, please refer to the latest ISE document: https://www.intel.com/content/www/us/en/develop/download/intel-architecture-instruction-set-extensions-programming-reference.html

Initial authored by Liu Chen (@LiuChen3)

Reviewed By: RKSimon

Differential Revision: https://reviews.llvm.org/D135951
30 files changed:
clang/docs/ReleaseNotes.rst diff | blob | history
clang/include/clang/Basic/BuiltinsX86.def diff | blob | history
clang/include/clang/Basic/BuiltinsX86_64.def diff | blob | history
clang/include/clang/Driver/Options.td diff | blob | history
clang/lib/Basic/Targets/X86.cpp diff | blob | history
clang/lib/Basic/Targets/X86.h diff | blob | history
clang/lib/Headers/CMakeLists.txt diff | blob | history
clang/lib/Headers/cpuid.h diff | blob | history
clang/lib/Headers/raointintrin.h [new file with mode: 0644] blob
clang/lib/Headers/x86gprintrin.h diff | blob | history
clang/test/CodeGen/X86/raoint-builtins.c [new file with mode: 0644] blob
clang/test/Driver/x86-target-features.c diff | blob | history
clang/test/Preprocessor/x86_target_features.c diff | blob | history
llvm/include/llvm/IR/IntrinsicsX86.td diff | blob | history
llvm/include/llvm/Support/X86TargetParser.def diff | blob | history
llvm/lib/Support/Host.cpp diff | blob | history
llvm/lib/Support/X86TargetParser.cpp diff | blob | history
llvm/lib/Target/X86/X86.td diff | blob | history
llvm/lib/Target/X86/X86ISelLowering.cpp diff | blob | history
llvm/lib/Target/X86/X86ISelLowering.h diff | blob | history
llvm/lib/Target/X86/X86InstrInfo.td diff | blob | history
llvm/lib/Target/X86/X86InstrRAOINT.td [new file with mode: 0644] blob
llvm/test/CodeGen/X86/raoint-intrinsics-32.ll [new file with mode: 0644] blob
llvm/test/CodeGen/X86/raoint-intrinsics-64.ll [new file with mode: 0644] blob
llvm/test/MC/Disassembler/X86/rao-int.txt [new file with mode: 0644] blob
llvm/test/MC/Disassembler/X86/x86-64-rao-int.txt [new file with mode: 0644] blob
llvm/test/MC/X86/rao-int-att.s [new file with mode: 0644] blob
llvm/test/MC/X86/rao-int-intel.s [new file with mode: 0644] blob
llvm/test/MC/X86/x86-64-rao-int-att.s [new file with mode: 0644] blob
llvm/test/MC/X86/x86-64-rao-int-intel.s [new file with mode: 0644] blob
Domain: System / Toolchain;