projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cf194da) | patch
[AArch64][SVE] Fix missed immediate selection due to mishandling of signedness
authorBradley Smith <bradley.smith@arm.com>
Tue, 4 May 2021 10:18:34 +0000 (11:18 +0100)
committerBradley Smith <bradley.smith@arm.com>
Thu, 13 May 2021 15:02:49 +0000 (16:02 +0100)
commitb1a074951ff78bf06a2d944c01ca0a0fcd63dd33
tree1d72d3565a31210919f6af078fc1e194c0f5806etree | snapshot
parentcf194da1bbf79d392688dba0c74875829e9873f2commit | diff
[AArch64][SVE] Fix missed immediate selection due to mishandling of signedness

The complex selection pattern for add/sub shifted immediates is
incorrect in it's handling of incoming constant values, in that it
does not properly anticipate the values to be signed extended to
32-bits.

Co-authored-by: Graham Hunter <graham.hunter@arm.com>
Differential Revision: https://reviews.llvm.org/D101833
llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp diff | blob | history
llvm/test/CodeGen/AArch64/sve-int-imm.ll diff | blob | history
Domain: System / Toolchain;