projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 7d8fd4f) | patch
[RISCV] Add vread_csr and vwrite_csr to riscv_vector.h
authorwangpc <pc.wang@linux.alibaba.com>
Mon, 13 Jun 2022 11:11:05 +0000 (19:11 +0800)
committerwangpc <pc.wang@linux.alibaba.com>
Mon, 13 Jun 2022 11:12:15 +0000 (19:12 +0800)
commitaebe24a856d2f40284d940970d4e159319dbb90f
treed40d92e908f60627f4921b5b422f66587e320d6atree | snapshot
parent7d8fd4f5db0dd52cf9802889690aab876ad6646bcommit | diff
[RISCV] Add vread_csr and vwrite_csr to riscv_vector.h

These two functions are described in RVV intrinsics doc
to read/write RVV CSRs. This matches what GCC does.

Reviewed By: craig.topper

Differential Revision: https://reviews.llvm.org/D125875
clang/include/clang/Basic/riscv_vector.td diff | blob | history
clang/test/CodeGen/RISCV/rvv-intrinsics/vread-csr.c [new file with mode: 0644] blob
clang/test/CodeGen/RISCV/rvv-intrinsics/vwrite-csr.c [new file with mode: 0644] blob
Domain: System / Toolchain;