projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b53a535) | patch
dt-bindings: sifive,ccache0: Support StarFive JH7110 SoC
authorEmil Renner Berthing <kernel@esmil.dk>
Tue, 5 Apr 2022 23:04:45 +0000 (01:04 +0200)
committerŁukasz Stelmach <l.stelmach@samsung.com>
Tue, 31 Jan 2023 15:43:41 +0000 (16:43 +0100)
commitad5b761b03493b4c20dfb239385f7d5acbbc13cc
treeba98d584b0ee5159cc3b4c308db8dc6289e6dd16tree | snapshot
parentb53a535d8c2c9c25f46f5d755db101f2d5bd4a0ccommit | diff
dt-bindings: sifive,ccache0: Support StarFive JH7110 SoC

This cache controller is also used on the StarFive JH7110 SoC.

Signed-off-by: Emil Renner Berthing <kernel@esmil.dk>
Signed-off-by: Hal Feng <hal.feng@starfivetech.com>
Documentation/devicetree/bindings/riscv/sifive,ccache0.yaml diff | blob | history
Domain: System / Kernel;