review.tizen.org Git - platform/upstream/llvm.git/commit

projects / platform / upstream / llvm.git / commit

author	River Riddle <riddleriver@gmail.com>
	Fri, 4 Feb 2022 04:59:43 +0000 (20:59 -0800)
committer	River Riddle <riddleriver@gmail.com>
	Sun, 6 Feb 2022 22:51:16 +0000 (14:51 -0800)
commit	ace01605e04d094c243b0cad873e8919b80a0ced
tree	faa5d3f41ca352cbb474413225b5afa570d3f303	tree \| snapshot
parent	edca177cbeb66bc0f4cb1b1458633b57c1ee33a5	commit \| diff

[mlir] Split out a new ControlFlow dialect from Standard

This dialect is intended to model lower level/branch based control-flow constructs. The initial set
of operations are: AssertOp, BranchOp, CondBranchOp, SwitchOp; all split out from the current
standard dialect.

See https://discourse.llvm.org/t/standard-dialect-the-final-chapter/6061

Differential Revision: https://reviews.llvm.org/D118966

239 files changed:

flang/include/flang/Optimizer/Support/InitFIR.h		diff \| blob \| history
flang/include/flang/Tools/CLOptions.inc		diff \| blob \| history
flang/lib/Lower/CMakeLists.txt		diff \| blob \| history
flang/lib/Optimizer/CodeGen/CodeGen.cpp		diff \| blob \| history
flang/lib/Optimizer/Transforms/ArrayValueCopy.cpp		diff \| blob \| history
flang/lib/Optimizer/Transforms/RewriteLoop.cpp		diff \| blob \| history
flang/test/Fir/Todo/select_case_with_character.fir		diff \| blob \| history
flang/test/Fir/convert-to-llvm.fir		diff \| blob \| history
flang/test/Fir/memref-data-flow.fir		diff \| blob \| history
flang/tools/bbc/CMakeLists.txt		diff \| blob \| history
flang/tools/bbc/bbc.cpp		diff \| blob \| history
flang/tools/fir-opt/CMakeLists.txt		diff \| blob \| history
flang/tools/tco/CMakeLists.txt		diff \| blob \| history
flang/tools/tco/tco.cpp		diff \| blob \| history
mlir/benchmark/python/common.py		diff \| blob \| history
mlir/docs/BufferDeallocationInternals.md		diff \| blob \| history
mlir/docs/Diagnostics.md		diff \| blob \| history
mlir/docs/DialectConversion.md		diff \| blob \| history
mlir/docs/Dialects/emitc.md		diff \| blob \| history
mlir/docs/LangRef.md		diff \| blob \| history
mlir/docs/PatternRewriter.md		diff \| blob \| history
mlir/docs/Rationale/Rationale.md		diff \| blob \| history
mlir/docs/Tutorials/Toy/Ch-6.md		diff \| blob \| history
mlir/docs/includes/img/branch_example_post_move.svg		diff \| blob \| history
mlir/docs/includes/img/branch_example_pre_move.svg		diff \| blob \| history
mlir/examples/toy/Ch6/mlir/LowerToLLVM.cpp		diff \| blob \| history
mlir/examples/toy/Ch7/mlir/LowerToLLVM.cpp		diff \| blob \| history
mlir/include/mlir/Conversion/ControlFlowToLLVM/ControlFlowToLLVM.h	[new file with mode: 0644]	blob
mlir/include/mlir/Conversion/ControlFlowToSPIRV/ControlFlowToSPIRV.h	[new file with mode: 0644]	blob
mlir/include/mlir/Conversion/Passes.h		diff \| blob \| history
mlir/include/mlir/Conversion/Passes.td		diff \| blob \| history
mlir/include/mlir/Conversion/SCFToControlFlow/SCFToControlFlow.h	[new file with mode: 0644]	blob
mlir/include/mlir/Conversion/SCFToStandard/SCFToStandard.h	[deleted file]	blob \| history
mlir/include/mlir/Dialect/Bufferization/Transforms/Passes.td		diff \| blob \| history
mlir/include/mlir/Dialect/CMakeLists.txt		diff \| blob \| history
mlir/include/mlir/Dialect/ControlFlow/CMakeLists.txt	[new file with mode: 0644]	blob
mlir/include/mlir/Dialect/ControlFlow/IR/CMakeLists.txt	[new file with mode: 0644]	blob
mlir/include/mlir/Dialect/ControlFlow/IR/ControlFlow.h	[new file with mode: 0644]	blob
mlir/include/mlir/Dialect/ControlFlow/IR/ControlFlowOps.h	[new file with mode: 0644]	blob
mlir/include/mlir/Dialect/ControlFlow/IR/ControlFlowOps.td	[new file with mode: 0644]	blob
mlir/include/mlir/Dialect/SCF/SCFOps.td		diff \| blob \| history
mlir/include/mlir/Dialect/StandardOps/IR/Ops.h		diff \| blob \| history
mlir/include/mlir/Dialect/StandardOps/IR/Ops.td		diff \| blob \| history
mlir/include/mlir/InitAllDialects.h		diff \| blob \| history
mlir/lib/Conversion/CMakeLists.txt		diff \| blob \| history
mlir/lib/Conversion/ControlFlowToLLVM/CMakeLists.txt	[new file with mode: 0644]	blob
mlir/lib/Conversion/ControlFlowToLLVM/ControlFlowToLLVM.cpp	[new file with mode: 0644]	blob
mlir/lib/Conversion/ControlFlowToSPIRV/CMakeLists.txt	[new file with mode: 0644]	blob
mlir/lib/Conversion/ControlFlowToSPIRV/ControlFlowToSPIRV.cpp	[new file with mode: 0644]	blob
mlir/lib/Conversion/GPUToNVVM/LowerGpuOpsToNVVMOps.cpp		diff \| blob \| history
mlir/lib/Conversion/LinalgToLLVM/CMakeLists.txt		diff \| blob \| history
mlir/lib/Conversion/LinalgToLLVM/LinalgToLLVM.cpp		diff \| blob \| history
mlir/lib/Conversion/MemRefToLLVM/MemRefToLLVM.cpp		diff \| blob \| history
mlir/lib/Conversion/OpenMPToLLVM/OpenMPToLLVM.cpp		diff \| blob \| history
mlir/lib/Conversion/PassDetail.h		diff \| blob \| history
mlir/lib/Conversion/SCFToControlFlow/CMakeLists.txt	[moved from mlir/lib/Conversion/SCFToStandard/CMakeLists.txt with 51% similarity]	diff \| blob \| history
mlir/lib/Conversion/SCFToControlFlow/SCFToControlFlow.cpp	[moved from mlir/lib/Conversion/SCFToStandard/SCFToStandard.cpp with 89% similarity]	diff \| blob \| history
mlir/lib/Conversion/ShapeToStandard/ConvertShapeConstraints.cpp		diff \| blob \| history
mlir/lib/Conversion/StandardToLLVM/CMakeLists.txt		diff \| blob \| history
mlir/lib/Conversion/StandardToLLVM/StandardToLLVM.cpp		diff \| blob \| history
mlir/lib/Conversion/StandardToSPIRV/CMakeLists.txt		diff \| blob \| history
mlir/lib/Conversion/StandardToSPIRV/StandardToSPIRV.cpp		diff \| blob \| history
mlir/lib/Conversion/StandardToSPIRV/StandardToSPIRVPass.cpp		diff \| blob \| history
mlir/lib/Dialect/Async/Transforms/AsyncRuntimeRefCounting.cpp		diff \| blob \| history
mlir/lib/Dialect/Async/Transforms/AsyncToAsyncRuntime.cpp		diff \| blob \| history
mlir/lib/Dialect/Async/Transforms/CMakeLists.txt		diff \| blob \| history
mlir/lib/Dialect/Bufferization/Transforms/BufferDeallocation.cpp		diff \| blob \| history
mlir/lib/Dialect/CMakeLists.txt		diff \| blob \| history
mlir/lib/Dialect/ControlFlow/CMakeLists.txt	[new file with mode: 0644]	blob
mlir/lib/Dialect/ControlFlow/IR/CMakeLists.txt	[new file with mode: 0644]	blob
mlir/lib/Dialect/ControlFlow/IR/ControlFlowOps.cpp	[new file with mode: 0644]	blob
mlir/lib/Dialect/GPU/Transforms/AllReduceLowering.cpp		diff \| blob \| history
mlir/lib/Dialect/GPU/Transforms/KernelOutlining.cpp		diff \| blob \| history
mlir/lib/Dialect/Linalg/Transforms/Detensorize.cpp		diff \| blob \| history
mlir/lib/Dialect/SCF/SCF.cpp		diff \| blob \| history
mlir/lib/Dialect/SparseTensor/Pipelines/CMakeLists.txt		diff \| blob \| history
mlir/lib/Dialect/SparseTensor/Pipelines/SparseTensorPipelines.cpp		diff \| blob \| history
mlir/lib/Dialect/StandardOps/CMakeLists.txt		diff \| blob \| history
mlir/lib/Dialect/StandardOps/IR/Ops.cpp		diff \| blob \| history
mlir/lib/Target/Cpp/TranslateRegistration.cpp		diff \| blob \| history
mlir/lib/Target/Cpp/TranslateToCpp.cpp		diff \| blob \| history
mlir/test/Analysis/test-alias-analysis.mlir		diff \| blob \| history
mlir/test/Analysis/test-dominance.mlir		diff \| blob \| history
mlir/test/Analysis/test-liveness.mlir		diff \| blob \| history
mlir/test/CAPI/ir.c		diff \| blob \| history
mlir/test/Conversion/AsyncToLLVM/convert-to-llvm.mlir		diff \| blob \| history
mlir/test/Conversion/ControlFlowToSPIRV/cf-ops-to-spirv.mlir	[new file with mode: 0644]	blob
mlir/test/Conversion/GPUToNVVM/wmma-ops-to-nvvm.mlir		diff \| blob \| history
mlir/test/Conversion/OpenMPToLLVM/convert-to-llvmir.mlir		diff \| blob \| history
mlir/test/Conversion/SCFToControlFlow/convert-to-cfg.mlir	[moved from mlir/test/Conversion/SCFToStandard/convert-to-cfg.mlir with 77% similarity]	diff \| blob \| history
mlir/test/Conversion/ShapeToStandard/convert-shape-constraints.mlir		diff \| blob \| history
mlir/test/Conversion/StandardToLLVM/convert-funcs.mlir		diff \| blob \| history
mlir/test/Conversion/StandardToLLVM/func-memref.mlir		diff \| blob \| history
mlir/test/Conversion/StandardToLLVM/standard-to-llvm.mlir		diff \| blob \| history
mlir/test/Conversion/StandardToSPIRV/std-ops-to-spirv.mlir		diff \| blob \| history
mlir/test/Dialect/Affine/invalid.mlir		diff \| blob \| history
mlir/test/Dialect/Async/async-runtime-ref-counting.mlir		diff \| blob \| history
mlir/test/Dialect/Async/async-to-async-runtime-eliminate-blocking.mlir		diff \| blob \| history
mlir/test/Dialect/Async/async-to-async-runtime.mlir		diff \| blob \| history
mlir/test/Dialect/Bufferization/Transforms/buffer-deallocation.mlir		diff \| blob \| history
mlir/test/Dialect/ControlFlow/canonicalize.mlir	[moved from mlir/test/Dialect/Standard/canonicalize-cf.mlir with 81% similarity]	diff \| blob \| history
mlir/test/Dialect/ControlFlow/invalid.mlir	[moved from mlir/test/Dialect/Standard/parser.mlir with 92% similarity]	diff \| blob \| history
mlir/test/Dialect/ControlFlow/ops.mlir	[moved from mlir/test/Dialect/Standard/ops.mlir with 68% similarity]	diff \| blob \| history
mlir/test/Dialect/GPU/all-reduce-max.mlir		diff \| blob \| history
mlir/test/Dialect/GPU/all-reduce.mlir		diff \| blob \| history
mlir/test/Dialect/GPU/outlining.mlir		diff \| blob \| history
mlir/test/Dialect/Linalg/canonicalize.mlir		diff \| blob \| history
mlir/test/Dialect/Linalg/comprehensive-module-bufferize-invalid.mlir		diff \| blob \| history
mlir/test/Dialect/Linalg/detensorize_br_operands.mlir		diff \| blob \| history
mlir/test/Dialect/Linalg/detensorize_if.mlir		diff \| blob \| history
mlir/test/Dialect/Linalg/detensorize_while.mlir		diff \| blob \| history
mlir/test/Dialect/Linalg/detensorize_while_impure_cf.mlir		diff \| blob \| history
mlir/test/Dialect/Linalg/detensorize_while_pure_cf.mlir		diff \| blob \| history
mlir/test/Dialect/OpenMP/ops.mlir		diff \| blob \| history
mlir/test/Dialect/SCF/canonicalize.mlir		diff \| blob \| history
mlir/test/Dialect/SCF/for-loop-to-while-loop.mlir		diff \| blob \| history
mlir/test/Dialect/SCF/ops.mlir		diff \| blob \| history
mlir/test/Dialect/Standard/canonicalize.mlir		diff \| blob \| history
mlir/test/Dialect/Standard/func-bufferize.mlir		diff \| blob \| history
mlir/test/IR/invalid.mlir		diff \| blob \| history
mlir/test/IR/parser.mlir		diff \| blob \| history
mlir/test/IR/region.mlir		diff \| blob \| history
mlir/test/IR/traits.mlir		diff \| blob \| history
mlir/test/IR/visitors.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Async/CPU/microbench-linalg-async-parallel-for.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Async/CPU/microbench-scf-async-parallel-for.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Async/CPU/test-async-parallel-for-1d.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Async/CPU/test-async-parallel-for-2d.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Linalg/CPU/benchmark_matmul.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Linalg/CPU/matmul-vs-matvec.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Linalg/CPU/rank-reducing-subview.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Linalg/CPU/test-comprehensive-bufferize.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Linalg/CPU/test-conv-1d-call.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Linalg/CPU/test-conv-1d-nwc-wcf-call.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Linalg/CPU/test-conv-2d-call.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Linalg/CPU/test-conv-2d-nhwc-hwcf-call.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Linalg/CPU/test-conv-3d-call.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Linalg/CPU/test-conv-3d-ndhwc-dhwcf-call.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Linalg/CPU/test-padtensor.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Linalg/CPU/test-subtensor-insert-multiple-uses.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Linalg/CPU/test-subtensor-insert.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Linalg/CPU/test-tensor-matmul.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Memref/memref_abi.c		diff \| blob \| history
mlir/test/Integration/Dialect/SparseTensor/taco/tools/mlir_pytaco_utils.py		diff \| blob \| history
mlir/test/Integration/Dialect/Standard/CPU/test-ceil-floor-pos-neg.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/AMX/test-mulf-full.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/AMX/test-mulf.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/AMX/test-muli-ext.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/AMX/test-muli-full.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/AMX/test-muli.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/AMX/test-tilezero-block.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/AMX/test-tilezero.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/X86Vector/test-dot.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/X86Vector/test-inline-asm-vector-avx512.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/X86Vector/test-mask-compress.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/X86Vector/test-sparse-dot-product.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/X86Vector/test-vp2intersect-i32.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-0-d-vectors.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-broadcast.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-compress.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-constant-mask.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-contraction.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-create-mask-v4i1.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-create-mask.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-expand.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-extract-strided-slice.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-flat-transpose-col.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-flat-transpose-row.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-fma.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-gather.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-insert-strided-slice.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-maskedload.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-maskedstore.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-matrix-multiply-col.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-matrix-multiply-row.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-outerproduct-f32.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-outerproduct-i64.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-print-int.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-reductions-f32-reassoc.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-reductions-f32.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-reductions-f64-reassoc.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-reductions-f64.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-reductions-i32.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-reductions-i4.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-reductions-i64.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-reductions-si4.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-reductions-ui4.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-scan.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-scatter.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-shape-cast.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-shuffle.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-sparse-dot-matvec.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-sparse-saxpy-jagged-matvec.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-transfer-read-1d.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-transfer-read-2d.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-transfer-read-3d.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-transfer-read.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-transfer-to-loops.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-transfer-write.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-transpose.mlir		diff \| blob \| history
mlir/test/Integration/Dialect/Vector/CPU/test-vector-distribute.mlir		diff \| blob \| history
mlir/test/Integration/GPU/CUDA/TensorCore/wmma-matmul-f16.mlir		diff \| blob \| history
mlir/test/Integration/GPU/CUDA/TensorCore/wmma-matmul-f32.mlir		diff \| blob \| history
mlir/test/Integration/GPU/CUDA/shuffle.mlir		diff \| blob \| history
mlir/test/Integration/GPU/ROCM/vecadd.mlir		diff \| blob \| history
mlir/test/Integration/GPU/ROCM/vector-transferops.mlir		diff \| blob \| history
mlir/test/Target/Cpp/control_flow.mlir		diff \| blob \| history
mlir/test/Target/Cpp/invalid.mlir		diff \| blob \| history
mlir/test/Transforms/buffer-hoisting.mlir		diff \| blob \| history
mlir/test/Transforms/buffer-loop-hoisting.mlir		diff \| blob \| history
mlir/test/Transforms/canonicalize-block-merge.mlir		diff \| blob \| history
mlir/test/Transforms/canonicalize-dce.mlir		diff \| blob \| history
mlir/test/Transforms/canonicalize.mlir		diff \| blob \| history
mlir/test/Transforms/control-flow-sink.mlir		diff \| blob \| history
mlir/test/Transforms/cse.mlir		diff \| blob \| history
mlir/test/Transforms/inlining.mlir		diff \| blob \| history
mlir/test/Transforms/normalize-memrefs.mlir		diff \| blob \| history
mlir/test/Transforms/promote-buffers-to-stack.mlir		diff \| blob \| history
mlir/test/Transforms/sccp-callgraph.mlir		diff \| blob \| history
mlir/test/Transforms/sccp.mlir		diff \| blob \| history
mlir/test/Transforms/test-legalizer-full.mlir		diff \| blob \| history
mlir/test/mlir-cpu-runner/async-error.mlir		diff \| blob \| history
mlir/test/mlir-cpu-runner/async.mlir		diff \| blob \| history
mlir/test/mlir-cpu-runner/bare-ptr-call-conv.mlir		diff \| blob \| history
mlir/test/mlir-cpu-runner/copy.mlir		diff \| blob \| history
mlir/test/mlir-cpu-runner/memref-reinterpret-cast.mlir		diff \| blob \| history
mlir/test/mlir-cpu-runner/memref-reshape.mlir		diff \| blob \| history
mlir/test/mlir-cpu-runner/sgemm-naive-codegen.mlir		diff \| blob \| history
mlir/test/mlir-cpu-runner/unranked-memref.mlir		diff \| blob \| history
mlir/test/mlir-cpu-runner/utils.mlir		diff \| blob \| history
mlir/test/mlir-lsp-server/hover.test		diff \| blob \| history
mlir/test/mlir-opt/async.mlir		diff \| blob \| history
mlir/test/mlir-opt/commandline.mlir		diff \| blob \| history
mlir/test/mlir-reduce/multiple-function.mlir		diff \| blob \| history
mlir/test/mlir-reduce/simple-test.mlir		diff \| blob \| history
mlir/test/python/execution_engine.py		diff \| blob \| history
mlir/test/python/integration/dialects/linalg/opsrun.py		diff \| blob \| history
mlir/test/python/ir/blocks.py		diff \| blob \| history
mlir/test/python/ir/dialects.py		diff \| blob \| history

Domain: System / Toolchain;

RSS Atom