clk: stm32f4: fix timeout management for pll and ready gate
authorGabriel Fernandez <gabriel.fernandez@st.com>
Thu, 16 Mar 2017 08:16:41 +0000 (09:16 +0100)
committerMichael Turquette <mturquette@baylibre.com>
Wed, 12 Apr 2017 16:50:56 +0000 (18:50 +0200)
commitac03d8b3a592a0b562fce2376030baf9a572f7c1
treeedabb6be5fc1fa580b0a7d7c61f141f93d263980
parentd5a0945fdf89ad293ccaa2be588635f4bfc0cd62
clk: stm32f4: fix timeout management for pll and ready gate

Use a classic polling to test bit ready.
And the shift of the bit ready of LSE & LSI were wrongs.

Fixes: 861adc44d290 ("clk: stm32f4: Add LSI & LSE clocks")
Signed-off-by: Gabriel Fernandez <gabriel.fernandez@st.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
Signed-off-by: Michael Turquette <mturquette@baylibre.com>
drivers/clk/clk-stm32f4.c