projects / platform / upstream / coreclr.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3f843fe) | patch
Add tests ShiftLeft/RightLogicalVariable
authorFei Peng <fei.peng@intel.com>
Tue, 13 Feb 2018 08:50:06 +0000 (00:50 -0800)
committerTanner Gooding <tagoo@outlook.com>
Tue, 27 Feb 2018 03:08:13 +0000 (19:08 -0800)
commita910601369a4835fc1184bd7ac0640813192dc7e
tree4ce1131b7d94877f64909125577a23146e8d42a8tree | snapshot
parent3f843fe5b1c28487f1e44f02edf50c025b53b63acommit | diff
Add tests ShiftLeft/RightLogicalVariable
tests/src/JIT/HardwareIntrinsics/X86/Avx2/ShiftLeftLogicalVariable.cs [new file with mode: 0644] blob
tests/src/JIT/HardwareIntrinsics/X86/Avx2/ShiftLeftLogicalVariable_r.csproj [new file with mode: 0644] blob
tests/src/JIT/HardwareIntrinsics/X86/Avx2/ShiftLeftLogicalVariable_ro.csproj [new file with mode: 0644] blob
tests/src/JIT/HardwareIntrinsics/X86/Avx2/ShiftRightLogicalVariable.cs [new file with mode: 0644] blob
tests/src/JIT/HardwareIntrinsics/X86/Avx2/ShiftRightLogicalVariable_r.csproj [new file with mode: 0644] blob
tests/src/JIT/HardwareIntrinsics/X86/Avx2/ShiftRightLogicalVariable_ro.csproj [new file with mode: 0644] blob