projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c89b3af) | patch
[X86] Make reduceMaskedLoadToScalarLoad/reduceMaskedStoreToScalarStore work for avx51...
authorCraig Topper <craig.topper@intel.com>
Sun, 20 Sep 2020 20:53:26 +0000 (13:53 -0700)
committerCraig Topper <craig.topper@intel.com>
Sun, 20 Sep 2020 20:54:20 +0000 (13:54 -0700)
commita74b1faba242e0ca4608e5d90495766a272758f0
tree4ab1a6415b0f10c5ac2527ec1946aa3b169cbc83tree | snapshot
parentc89b3af0e3e970820ed35798ab2516459a8d829dcommit | diff
[X86] Make reduceMaskedLoadToScalarLoad/reduceMaskedStoreToScalarStore work for avx512 after type legalization.

The scalar elements of the vXi1 build_vector will have been type legalized to i8 by padding with 0s. So we can't check for all ones. Instead we should just look at bit 0 of the constant.

Differential Revision: https://reviews.llvm.org/D87863
llvm/lib/Target/X86/X86ISelLowering.cpp diff | blob | history
llvm/test/CodeGen/X86/masked_load.ll diff | blob | history
llvm/test/CodeGen/X86/masked_store.ll diff | blob | history
Domain: System / Toolchain;