author | Hsiangkai Wang <kai.wang@sifive.com> | |
Fri, 11 Dec 2020 07:16:08 +0000 (15:16 +0800) | ||
committer | Hsiangkai Wang <kai.wang@sifive.com> | |
Tue, 15 Dec 2020 04:56:49 +0000 (12:56 +0800) | ||
commit | a6805a0e02c98c1065038c0c75a25c45ee29b932 | |
tree | 6addaecdccaf387efee2135d3ddaaac013a8033b | tree | snapshot |
parent | 086954412f5089301e5e453becd329ea2320be94 | commit | diff |
llvm/include/llvm/IR/IntrinsicsRISCV.td | diff | blob | history | |
llvm/lib/Target/RISCV/RISCVISelLowering.cpp | diff | blob | history | |
llvm/lib/Target/RISCV/RISCVISelLowering.h | diff | blob | history | |
llvm/lib/Target/RISCV/RISCVInstrInfo.cpp | diff | blob | history | |
llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td | diff | blob | history | |
llvm/lib/Target/RISCV/RISCVMCInstLower.cpp | diff | blob | history | |
llvm/lib/Target/RISCV/RISCVRegisterInfo.td | diff | blob | history | |
llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h | diff | blob | history | |
llvm/test/CodeGen/RISCV/rvv/vadd-rv32.ll | [new file with mode: 0644] | blob |
llvm/test/CodeGen/RISCV/rvv/vadd-rv64.ll | [new file with mode: 0644] | blob |
llvm/test/CodeGen/RISCV/rvv/vrsub-rv32.ll | [new file with mode: 0644] | blob |
llvm/test/CodeGen/RISCV/rvv/vrsub-rv64.ll | [new file with mode: 0644] | blob |
llvm/test/CodeGen/RISCV/rvv/vsub-rv32.ll | [new file with mode: 0644] | blob |
llvm/test/CodeGen/RISCV/rvv/vsub-rv64.ll | [new file with mode: 0644] | blob |