projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 14fb404) | patch
[RISCV] Use vslide1down for i64 insertelt on RV32.
authorCraig Topper <craig.topper@sifive.com>
Wed, 26 Oct 2022 16:26:58 +0000 (09:26 -0700)
committerCraig Topper <craig.topper@sifive.com>
Wed, 26 Oct 2022 16:43:12 +0000 (09:43 -0700)
commita61b74889f54925949e94e68fd7548a0aa3cf709
treec3a89c532847f410615930dfa11264210648796ctree | snapshot
parent14fb4040e2b6d8c21d109af565edd5d0bc0f21d1commit | diff
[RISCV] Use vslide1down for i64 insertelt on RV32.

Instead of using vslide1up, use vslide1down and build the other
direction. This avoids the overlap constraint early clobber of
vslide1up.

Reviewed By: reames

Differential Revision: https://reviews.llvm.org/D136735
llvm/lib/Target/RISCV/RISCVISelLowering.cpp diff | blob | history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitcast.ll diff | blob | history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-bitcast.ll diff | blob | history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert.ll diff | blob | history
llvm/test/CodeGen/RISCV/rvv/fixed-vectors-unaligned.ll diff | blob | history
llvm/test/CodeGen/RISCV/rvv/insertelt-int-rv32.ll diff | blob | history
Domain: System / Toolchain;