projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3b901ce) | patch
[PowerPC] Implement the vector extend sign instruction pattern match
authorQingShan Zhang <qshanz@cn.ibm.com>
Fri, 22 Nov 2019 08:55:13 +0000 (08:55 +0000)
committerQingShan Zhang <qshanz@cn.ibm.com>
Fri, 22 Nov 2019 08:58:27 +0000 (08:58 +0000)
commita4cc895aee3b37e196f779883c8398a6cdd7ff68
treecf1e18ec26fc268b249e6fcb366c38376f7e2c60tree | snapshot
parent3b901ce36755bf67c62d9ba5866ad9e0ab9f546dcommit | diff
[PowerPC] Implement the vector extend sign instruction pattern match
Power9 has instructions to implement the semantics of SIGN_EXTEND_INREG for vector type.
Mark it as legal and add the match pattern.

Differential Revision: https://reviews.llvm.org/D69601
llvm/lib/Target/PowerPC/PPCISelLowering.cpp diff | blob | history
llvm/lib/Target/PowerPC/PPCInstrAltivec.td diff | blob | history
llvm/test/CodeGen/PowerPC/vector-extend-sign.ll [new file with mode: 0644] blob
Domain: System / Toolchain;