projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b268e24) | patch
[RISCV] Fix broken test
authorEvandro Menezes <ebahapo@users.noreply.github.com>
Tue, 6 Oct 2020 00:20:59 +0000 (19:20 -0500)
committerEvandro Menezes <ebahapo@users.noreply.github.com>
Tue, 6 Oct 2020 00:28:31 +0000 (19:28 -0500)
commita48d480e1f7ebc5d5f93507fe1f519496621e259
tree9a3da8e27b38c1068f4af96902316ead3fa11d70tree | snapshot
parentb268e24d4349d586334dd6f47aa99b2196b1046ecommit | diff
[RISCV] Fix broken test

Fix test for the SiFive E76 core.

This patch fixes the issue introduced by the commit 5d6d8a2769.
clang/test/Driver/riscv-cpus.c diff | blob | history
llvm/include/llvm/Support/RISCVTargetParser.def diff | blob | history
Domain: System / Toolchain;