projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 0034197) | patch
[GlobalISel] Fix buildZExtInReg creating new register.
authorVang Thao <Vang.Thao@amd.com>
Tue, 4 May 2021 23:43:07 +0000 (16:43 -0700)
committerVang Thao <Vang.Thao@amd.com>
Wed, 5 May 2021 15:19:52 +0000 (08:19 -0700)
commita3d273c9ff4c789aec0dc743fa2dc846b5987312
tree7bb30edae6779caa12479168a17294b537a8e1dftree | snapshot
parent00341978745d93e22560ae394a57e80a3fd29bf7commit | diff
[GlobalISel] Fix buildZExtInReg creating new register.

Fix a bug where buildZExtInReg will create and use a new register instead of using the register from parameter DstOp Res.

Reviewed By: arsenm, foad

Differential Revision: https://reviews.llvm.org/D101871
llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp diff | blob | history
Domain: System / Toolchain;