projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 5a31a67) | patch
[RISCV] Spilling for RISC-V V extension. (2nd version)
authorHsiangkai Wang <kai.wang@sifive.com>
Fri, 8 Jan 2021 06:42:59 +0000 (14:42 +0800)
committerHsiangkai Wang <kai.wang@sifive.com>
Wed, 17 Feb 2021 06:05:19 +0000 (14:05 +0800)
commita3c783dbf27f0a65472906dafc455b5165ed881a
tree838a439bd6b84c7be3cefa4634e4b873034c5f07tree | snapshot
parent5a31a67385c900244dede8defedacfa4fe79f370commit | diff
[RISCV] Spilling for RISC-V V extension. (2nd version)

Differential Revision: https://reviews.llvm.org/D95148
llvm/lib/Target/RISCV/RISCVInstrInfo.cpp diff | blob | history
llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td diff | blob | history
llvm/test/CodeGen/RISCV/rvv/rv32-spill-vector-csr.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/rvv/rv32-spill-vector.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/rvv/rv64-spill-vector-csr.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/rvv/rv64-spill-vector.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/spill-fpr-scalar.ll [new file with mode: 0644] blob
Domain: System / Toolchain;