projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ff32671) | patch
[RISCV][Tablegen] Make VLXSched and VSXSched classes aware of data and index lmul
authorNitin John Raj <nitin.raj@sifive.com>
Fri, 7 Apr 2023 19:51:46 +0000 (12:51 -0700)
committerNitin John Raj <nitin.raj@sifive.com>
Tue, 11 Apr 2023 17:53:40 +0000 (10:53 -0700)
commita38b2d77610fe4541892e335230611772399f83e
tree9168c50c058bc68ccb00fdc1576296caa94dff6ctree | snapshot
parentff326719174c93380d93e0ddfd1973392a0c4998commit | diff
[RISCV][Tablegen] Make VLXSched and VSXSched classes aware of data and index lmul

The LMUL for data and index are not guaranteed the same so we need different LMULs appended to the sched classes for them.

Differential Revision: https://reviews.llvm.org/D147814
llvm/lib/Target/RISCV/RISCVInstrInfoV.td diff | blob | history
llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td diff | blob | history
Domain: System / Toolchain;