projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6cd4b7c) | patch
arm64: dts: ti: k3-j721e: Add CPSW9G nodes
authorSiddharth Vadapalli <s-vadapalli@ti.com>
Wed, 15 Mar 2023 06:23:04 +0000 (11:53 +0530)
committerNishanth Menon <nm@ti.com>
Mon, 20 Mar 2023 17:46:23 +0000 (12:46 -0500)
commita2ff7f1108f6eeaa73a60378ed891b634a3bba61
tree9e9bda821f037687079fdb472ebfdb7c7bd63de2tree | snapshot
parent6cd4b7cfbcca4a45f06a8031f299c4019221a4cecommit | diff
arm64: dts: ti: k3-j721e: Add CPSW9G nodes

TI's J721E SoC has a 9 port Ethernet Switch instance with 8 external
ports and 1 host port, referred to as CPSW9G.

Add device-tree nodes for CPSW9G and disable it by default. Device-tree
overlays will be used to enable it.

Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com>
Reviewed-by: Andrew Davis <afd@ti.com>
Link: https://lore.kernel.org/r/20230315062307.1612220-2-s-vadapalli@ti.com
Signed-off-by: Nishanth Menon <nm@ti.com>
arch/arm64/boot/dts/ti/k3-j721e-main.dtsi diff | blob | history
arch/arm64/boot/dts/ti/k3-j721e.dtsi diff | blob | history
Domain: System / Kernel;