projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: cb48ed3) | patch
[RISCV][NFC] Add more tests for instruction selection of 'mul'
authorPing Deng <Ping.Deng@streamcomputing.com>
Wed, 15 Jun 2022 03:28:44 +0000 (03:28 +0000)
committerBen Shi <ben.shi@streamcomputing.com>
Wed, 15 Jun 2022 03:48:17 +0000 (03:48 +0000)
commita0af0496147d08e9522bf22adaa8d565390313f1
treeaca4f172a5512908f1a100f8fc007bf119a307dbtree | snapshot
parentcb48ed38b8d09ef9cfa1f7258342d0379f169074commit | diff
[RISCV][NFC] Add more tests for instruction selection of 'mul'

precommit tests for D127474

Reviewed By: craig.topper

Differential Revision: https://reviews.llvm.org/D127475
llvm/test/CodeGen/RISCV/mul.ll diff | blob | history
Domain: System / Toolchain;