projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1b929c0) | patch
ARM: dts: at91: sam9x60: fix the ddr clock for sam9x60
authorClaudiu Beznea <claudiu.beznea@microchip.com>
Thu, 8 Dec 2022 11:52:41 +0000 (13:52 +0200)
committerClaudiu Beznea <claudiu.beznea@microchip.com>
Thu, 12 Jan 2023 11:45:49 +0000 (13:45 +0200)
commit9bfa2544dbd1133f0b0af4e967de3bb9c1e3a497
tree58d3042ad85c16bf13e5f06b80bd80512eb8c962tree | snapshot
parent1b929c02afd37871d5afb9d498426f83432e71c2commit | diff
ARM: dts: at91: sam9x60: fix the ddr clock for sam9x60

The 2nd DDR clock for sam9x60 DDR controller is peripheral clock with
id 49.

Fixes: 1e5f532c2737 ("ARM: dts: at91: sam9x60: add device tree for soc and board")
Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com>
Link: https://lore.kernel.org/r/20221208115241.36312-1-claudiu.beznea@microchip.com
arch/arm/boot/dts/sam9x60.dtsi diff | blob | history
Domain: System / Kernel;