projects / platform / kernel / linux-starfive.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1926bd6) | patch
ARM: dts: r9a06g032: Correct UART and add all other UARTs
authorPhil Edworthy <phil.edworthy@renesas.com>
Mon, 10 Sep 2018 16:02:54 +0000 (17:02 +0100)
committerSimon Horman <horms+renesas@verge.net.au>
Fri, 14 Sep 2018 13:34:50 +0000 (15:34 +0200)
commit9aa2126f16daeb8cd3027a70a2629130b0e618d9
tree0698d1e83dd6d5f418d971b0259c532db1c2262dtree | snapshot
parent1926bd6bf20fe306797fbf366902674d2d6c20cccommit | diff
ARM: dts: r9a06g032: Correct UART and add all other UARTs

- UART0 was missing the bus clock ("apb_pclk").
- Use recently accepted r9a06g032 and rzn1 compat strings.
- Add all the other UARTs.

Signed-off-by: Phil Edworthy <phil.edworthy@renesas.com>
[simon: updated changelog]
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
arch/arm/boot/dts/r9a06g032.dtsi diff | blob | history
Domain: System / Kernel;