projects / platform / adaptation / renesas_rcar / renesas_kernel.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 529a7b3) | patch
ARM: sh7372: fix cache clean / invalidate order
authorGuennadi Liakhovetski <g.liakhovetski@gmx.de>
Fri, 28 Dec 2012 11:32:54 +0000 (12:32 +0100)
committerSimon Horman <horms+renesas@verge.net.au>
Fri, 25 Jan 2013 03:43:45 +0000 (12:43 +0900)
commit9916152438a99b15c009e26f0f9cb38efba086d3
tree3339355704904123756b38d1e52572b4e7a65f0btree | snapshot
parent529a7b323507c1aa0873066d84487b1ca7c28af5commit | diff
ARM: sh7372: fix cache clean / invalidate order

According to the Cortex A8 TRM the L2 cache should be first cleaned and
then disabled. Fix the swapped order on sh7372.

Signed-off-by: Guennadi Liakhovetski <g.liakhovetski@gmx.de>
Reviewed-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
arch/arm/mach-shmobile/sleep-sh7372.S diff | blob | history
Domain: System / Uncategorized;