projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9255a5c) | patch
[mlir] Remove redundant loads
authorAmy Zhuang <amy.zhuang@intel.com>
Thu, 3 Jun 2021 22:27:25 +0000 (15:27 -0700)
committerAmy Zhuang <amy.zhuang@intel.com>
Thu, 3 Jun 2021 22:51:46 +0000 (15:51 -0700)
commit986bef97826fc41cbac1b7ff74b4f40f4594ba68
tree28613cc214a70312000f0ee8d21520dc3f63ad2ctree | snapshot
parent9255a5c1baa6020c009934b4fa342f9f6dbbcc46commit | diff
[mlir] Remove redundant loads

Reviewed By: vinayaka-polymage, bondhugula

Differential Revision: https://reviews.llvm.org/D103294
mlir/lib/Transforms/MemRefDataFlowOpt.cpp diff | blob | history
mlir/test/Transforms/memref-dataflow-opt.mlir diff | blob | history
Domain: System / Toolchain;