projects / platform / upstream / llvm.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 976cf53) | patch
[RISCV] Add intrinsics for RVV1.0 VFRSQRTE7 & VFRECE7
authorShihPo Hung <shihpo.hung@sifive.com>
Thu, 21 Jan 2021 02:45:33 +0000 (18:45 -0800)
committerShihPo Hung <shihpo.hung@sifive.com>
Fri, 22 Jan 2021 02:38:49 +0000 (18:38 -0800)
commit96677503315e689fd3c8f5ef164d8fb9725d4bb3
treef4648d9f3d7f5bad41e9a0becc02316ba866ce60tree | snapshot
parent976cf53cc7a5dd03932a6e44b8a9350a05cdaa68commit | diff
[RISCV] Add intrinsics for RVV1.0 VFRSQRTE7 & VFRECE7

Reviewed By: craig.topper, frasercrmck

Differential Revision: https://reviews.llvm.org/D95113
llvm/include/llvm/IR/IntrinsicsRISCV.td diff | blob | history
llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td diff | blob | history
llvm/test/CodeGen/RISCV/vfrece7-rv32.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/vfrece7-rv64.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/vfrsqrte7-rv32.ll [new file with mode: 0644] blob
llvm/test/CodeGen/RISCV/vfrsqrte7-rv64.ll [new file with mode: 0644] blob
Domain: System / Toolchain;