projects / platform / upstream / mesa.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6fc38d3) | patch
radv: allow arbitrary swizzle modes for displayable DCC
authorMarek Olšák <marek.olsak@amd.com>
Tue, 17 Aug 2021 16:57:03 +0000 (12:57 -0400)
committerMarge Bot <eric+marge@anholt.net>
Fri, 20 Aug 2021 14:28:36 +0000 (14:28 +0000)
commit94d261029ee3cae8e499ab1c786c4fda7cfcbc65
tree167c0daacfd6159e4b7aa7abf08c2b1d5690edc4tree | snapshot
parent6fc38d3b077388c9868785558a959e853a176258commit | diff
radv: allow arbitrary swizzle modes for displayable DCC

by adding retile pipeline variants

Reviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>
Reviewed-by: Samuel Pitoiset <samuel.pitoiset@gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/12430>
src/amd/vulkan/radv_meta_dcc_retile.c diff | blob | history
src/amd/vulkan/radv_private.h diff | blob | history
Domain: Graphics System / GL;